• Skip to Main Content
  • Go to the Website's Home
  • Go to Website News
  • Go to About this site
  • Skip to Audience Navigation Menu
  • About
    • Welcome to the College
    • Facts and Figures
    • Message from the Dean
    • Visit Us
    • College Administration
    • News Center
  • Research
    • Research Home
    • Departments
    • Centers & Labs
    • Faculty Directory
    • Opportunities for Undergraduates
  • Admissions
    • Undergraduate Admissions
    • Undergraduate Recruiting
    • Graduate Admissions
  • Academics
    • Departments
    • Undergraduate Programs and Degrees
    • Graduate Programs and Degrees
    • Course Guide/Bulletin
    • Teaching
    • Support Services
  • Departments
    • Aerospace Engineering
    • Atmospheric, Oceanic and Space Sciences
    • Biomedical Engineering
    • Chemical Engineering
    • Civil and Environmental Engineering
    • Electrical Engineering and Computer Science
    • Industrial and Operations Engineering
    • Interdisciplinary Professional Programs
    • Materials Science and Engineering
    • Mechanical Engineering
    • Naval Architecture and Marine Engineering
    • Nuclear Engineering and Radiological Sciences
  • Support the College
    • Giving
    • Involve Yourself
    • Corporate Relationships
  •   

College of Engineering

Center for Advanced Computing

  • Welcome
  • About
  • Getting Started
    • Getting Started
    • Learning About HPC
    • CAC Training Courses
  • Resources
    • Resources
    • Systems
    • Software
    • Storage
    • Networking
    • Visualization
    • Teragrid
  • Academics
  • Contact Us
  • Frequently Asked Questions
Follow Us On Twitter

Contact Information

[Contact] Center for Advanced Computing
College of Engineering
cac-support@umich.edu Link

Center for Advanced Computing  /  Resources  /  Systems  / 

Overview of Aon

Processors:
Our 128 processor Apple cluster is composed of dual 2.0 Ghz G5 processors.

Login node:
eliza.engin.umich.edu.

System Memory:
Each SMP node has main memory of 2GB.

Each CPU has 64K of L1 instruction cache and 32K of data cache. Each CPU's L2 cache has 512K for both data and instructions.

Network:
Full line rate gigabit through our Force10 switch (each node can sustain gigabit speeds regardless of what the other machines are doing).

Myrinet: Currently, we are testing the high-speed low latency myrinet switch on some of the eliza compute nodes.

Storage:
We have 2 Xserve raids, each w/ 1.4 TB capacity. The directory /home is a shared NFS mounted on /home (1.4 TB) .

/tmp is temporary storage local to each machine - use this for bettery performance, rather than working out of /home.
You can also archive your files on our 70TB storage system w/ TSM's archive function.
XHTML 1.0 Valid
CSS 2.1 Valid
University of Michigan
  • Home
  • Contact Us
  • Site Map
  • Site Feedback
  • Accessibility
  • Emergency Procedures
  • Jump to top of the page
© 2009 College of Engineering, University of Michigan